|
本帖最后由 rush 于 2019-8-26 20:32 编辑
TTL
不得不说屎全家的匪讯公司在R1上面下足了功夫,通过图片可以观察到,我们的智障音箱R1,并没有使用常见UART0,使用的是UART1/2的复用IO,波特率为瑞芯微常见的 1500000
======================================================================
加装USB:掌握新姿势!(5V不需要接!只需连接Dm Dp GND)
======================================================================
MASKROM(救砖引导模式)
R211连接到EMMC的CLK,随便短接一头到地。CPU屏蔽盖就是地。短接开机就是MASKROM模式。
开机日志欣赏
- DDR Version V1.06 20171026
- In
- 300MHz
- DDR3
- Bus Width=16 Col=10 Bank=8 Row=15 CS=1 Die Bus-Width=16 Size=512MB
- mach:9
- OUT
- Boot1 Release Time: 2017-06-12, version: 2.37
- ChipType = 0xc, 281
- No.1 FLASH ID:11 ff ff ff ff ff
- SdmmcInit=2 0
- BootCapSize=2000
- UserCapSize=7456MB
- FwPartOffset=2000 , 2000
- SdmmcInit=0 2
- StorageInit ok = 29674
- SecureMode : SBOOT_MODE_NS
- Code check OK! theLoader 0x60000000, 40228
- Code check OK! theLoader 0x68400000, 50998
- Enter Trust OS
- INF TEE-CORE:init_primary_helper:319: Initializing (1.0.1-54-g0d46013 #4 Thu Sep 29 01:09:49 UTC 2016 arm)
- INF TEE-CORE:init_primary_helper:320: Release version: 1.6
- INF TEE-CORE:init_teecore:79: teecore inits done
- U-Boot 2014.10-RK322X-06-gac2d183 (Apr 28 2018 - 10:50:08), Build: jenkins-R1-PV -3331
- CPU: rk322x
- cpu version = 3
- CPU's clock information:
- arm pll = 600000000HZ
- periph pll = 600000000HZ
- ddr pll = 600000000HZ
- codec pll = 500000000HZ
- Board: Rockchip platform Board
- Uboot as second level loader
- DRAM: Found dram banks: 1
- Adding bank:0000000060000000(0000000020000000)
- Reserve memory for trust os.
- dram reserve bank: base = 0x68400000, size = 0x00100000
- 128 MiB
- GIC CPU mask = 0x00000001
- rk dma pl330 version: 1.4
- remotectl v0.1
- pwm freq=0x11e1a3
- pwm_freq_nstime=0x355
- SdmmcInit = 0 20
- SdmmcInit = 2 0
- ERROR: v7_dcache_inval_range - start address is not aligned - 0x659bc58c
- ERROR: v7_dcache_inval_range - stop address is not aligned - 0x659bc78c
- storage init OK!
- Using default environment
- GetParam
- Load FDT from boot image.
- No pmic detect.
- power hold: bank-0 pin-30, active level-0
- set pwm voltage ok,pwm_id =1 vol=1100000,pwm_value=66
- set pwm voltage ok,pwm_id =2 vol=1200000,pwm_value=33
- DRAM: dram freq:786MHz
- SecureBootEn = 0, SecureBootLock = 0
- #Boot ver: 2018-04-04#2.37
- empty serial no.
- normal boot.
- checkKey
- multikey pressed:checkcnt=30 untouchCnt=3, presstime=0ms
- vbus = 1
- board_fbt_key_pressed: ir_keycode = 0x0, frt = 0
- no fuel gauge found
- no fuel gauge found
- can't find power_ctr node for lcdc0
- hdmi is disabled
- can't find dts node for deviceinfo
- rk_hdmi_register:fail to read deviceinfo
- hdmi baseparamer 0x0@0-0
- tve baseparamer 0x0@0-0
- Hdmi Devices Not Exist.
- can't find dts node for rk312x-tve
- rk312x-tve is disabled
- read logo on state from dts [1]
- no fuel gauge found
- checkKey
- multikey pressed:checkcnt=30 untouchCnt=3, presstime=0ms
- vbus = 1
- board_fbt_key_pressed: ir_keycode = 0x0, frt = 0
- rkloader_get_bootprop:i=0 unused
- rkloader_get_bootprop:failed
- getbootprop failed! ret = -1
- led on
- Hit any key to stop autoboot: 0
- Secure Boot state: 0
- kernel @ 0x62000000 (0x00760118)
- ramdisk @ 0x65bf0000 (0x0016c43c)
- bootrk: do_bootm_linux...
- Loading Device Tree to 65600000, end 656165ab ... OK
- Add bank:0000000060000000, 0000000008400000
- Add bank:0000000068500000, 0000000017b00000
- Starting kernel ...
- <hit enter to activate fiq debugger>
- [ 0.000000] Booting Linux on physical CPU 0xf00
- [ 0.000000] Initializing cgroup subsys cpu
- [ 0.000000] Initializing cgroup subsys cpuacct
- [ 0.000000] Linux version 3.10.0 (jenkins@phicomm) (gcc version 4.6.x-google 20120106 (prerelease) (GCC) ) #1 SMP PREEMPT Sat Apr 28 10:52:53 CST 2018
- [ 0.000000] CPU: ARMv7 Processor [410fc075] revision 5 (ARMv7), cr=10c5387d
- [ 0.000000] CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instructio n cache
- [ 0.000000] Machine: Rockchip RK3229, model: rockchip,rk3229
- [ 0.000000] rockchip_uboot_logo_setup: mem: 0x02000000@0x7dc00000, offset:0x0 1000000
- [ 0.000000] hdmi init vic is 65536
- [ 0.000000] cvbs init tve.format is -1
- [ 0.000000] cvbs init tve.format is -1
- [ 0.000000] cvbs init tve.format is -1
- [ 0.000000] rockchip_uboot_mem_reserve: reserve 0x02000000@0x7dc00000 for ubo ot logo
- [ 0.000000] rockchip_ion_reserve
- [ 0.000000] ion heap(vmalloc): base(0) size(0) align(0)
- [ 0.000000] cma: CMA: reserved 16 MiB at 7cc00000
- [ 0.000000] Memory policy: ECC disabled, Data cache writealloc
- [ 0.000000] psci: probing function IDs from device-tree
- [ 0.000000] PERCPU: Embedded 9 pages/cpu @c1404000 s13440 r8192 d15232 u36864
- [ 0.000000] Built 1 zonelists in Zone order, mobility grouping on. Total pag es: 129792
- [ 0.000000] Kernel command line: vmalloc=496M psci=enable rockchip_jtag conso le=ttyFIQ0 androidboot.selinux=permissive androidboot.hardware=rk30board android boot.console=ttyFIQ0 init=/init mtdparts=rk29xxnand:0x00002000@0x00002000(uboot) ,0x00004000@0x00004000(trust),0x00002000@0x00008000(misc),0x00000800@0x0000A000( baseparamer),0x00007800@0x0000A800(resource),0x00006000@0x00012000(kernel),0x000 06000@0x00018000(boot),0x00010000@0x0001E000(recovery),0x00020000@0x0002E000(bac kup),0x00040000@0x0004E000(cache),0x001FE000@0x0008E000(userdata),0x00008000@0x0 028C000(metadata),0x00002000@0x00296000(kpanic),0x00180000@0x00298000(system),0x 00040000@0x00418000(private),-@0x00458000(user) storagemedia=emmc uboot_logo=0x0 2000000@0x7dc00000:0x01000000 loader.timestamp=2018-04-28_10:50:08 hdmi.vic=6553 6 tve.format=-1
- [ 0.000000] rockchip jtag enabled
- [ 0.000000] PID hash table entries: 2048 (order: 1, 8192 bytes)
- [ 0.000000] Dentry cache hash table entries: 65536 (order: 6, 262144 bytes)
- [ 0.000000] Inode-cache hash table entries: 32768 (order: 5, 131072 bytes)
- [ 0.000000] allocated 1048576 bytes of page_cgroup
- [ 0.000000] please try 'cgroup_disable=memory' option if you don't want memor y cgroups
- [ 0.000000] Memory: 132MB 379MB = 511MB total
- [ 0.000000] Memory: 450460k/450460k available, 72804k reserved, 0K highmem
- [ 0.000000] Virtual kernel memory layout:
- [ 0.000000] vector : 0xffff0000 - 0xffff1000 ( 4 kB)
- [ 0.000000] fixmap : 0xfff00000 - 0xfffe0000 ( 896 kB)
- [ 0.000000] vmalloc : 0xe0800000 - 0xff000000 ( 488 MB)
- [ 0.000000] lowmem : 0xc0000000 - 0xe0000000 ( 512 MB)
- [ 0.000000] pkmap : 0xbfe00000 - 0xc0000000 ( 2 MB)
- [ 0.000000] modules : 0xbf000000 - 0xbfe00000 ( 14 MB)
- [ 0.000000] .text : 0xc0008000 - 0xc0d157e4 (13366 kB)
- [ 0.000000] .init : 0xc0d16000 - 0xc0d74480 ( 378 kB)
- [ 0.000000] .data : 0xc0d76000 - 0xc0e99618 (1166 kB)
- [ 0.000000] .bss : 0xc0e99618 - 0xc0fc349c (1192 kB)
- [ 0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
- [ 0.000000] Preemptible hierarchical RCU implementation.
- [ 0.000000] RCU dyntick-idle grace-period acceleration is enabled.
- [ 0.000000] NR_IRQS:16 nr_irqs:16 16
- [ 0.000000] rk_clk_tree_init start!
- [ 0.000000] rk_get_uboot_display_flag: uboot_logo_on = 1
- [ 0.000000] rkclk_init_clks: cnt_parent = 13
- [ 0.000000] rkclk_init_clks: cnt_rate = 19
- [ 0.000000] Architected cp15 timer(s) running at 24.00MHz (phys).
- [ 0.000000] Switching to timer-based delay loop
- [ 0.000000] sched_clock: ARM arch timer >56 bits at 24000kHz, resolution 41ns
- [ 0.000000] process version: 0
- [ 0.000000] channel:0, lkg:10
- [ 0.000000] target-temp:95
- [ 0.000000] channel:2, lkg:5
- [ 0.000000] target-temp:0
- [ 0.000000] channel:2, lkg:5
- [ 0.000000] sched_clock: 32 bits at 100 Hz, resolution 10000000ns, wraps ever y 4294967286ms
- [ 1.908255] Calibrating delay loop (skipped), value calculated using timer fr equency.. 48.00 BogoMIPS (lpj=240000)
- [ 1.908280] pid_max: default: 32768 minimum: 301
- [ 1.908479] Security Framework initialized
- [ 1.908506] SELinux: Initializing.
- [ 1.908639] Mount-cache hash table entries: 512
- [ 1.909695] Initializing cgroup subsys debug
- [ 1.909718] Initializing cgroup subsys memory
- [ 1.909764] Initializing cgroup subsys freezer
- [ 1.909815] CPU: Testing write buffer coherency: ok
- [ 1.910233] /cpus/cpu@0 missing clock-frequency property
- [ 1.910257] /cpus/cpu@1 missing clock-frequency property
- [ 1.910279] /cpus/cpu@2 missing clock-frequency property
- [ 1.910298] /cpus/cpu@3 missing clock-frequency property
复制代码
|
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?立即注册
×
评分
-
查看全部评分
|